Design Tools Perspective: Catapult + HLS4ML for Inference at the Edge

David Burnette Director of Engineering – Catapult Siemens EDA

© Siemens 2023 | David Burnette | CSD | ICCAD FastML for Science Workshop – Design Tools Perspective | 2023-11-02



The Universe of AI/ML R&D and Implementation is Huge

The Tarantula Nebula

Image: PBS, https://www.pbs.org/wgbh/nova/article/james-webb-space-telescope-infrared-images/



Types of Neural Networks

- Recurrent Neural Network (RNN)
 - Speech data
 - Classification prediction problems (predicting an object)
 - Regression prediction problems (predicting a quantity)
 - Works best on sequences of words (Natural language processing)
- Convolutional Neural Network
 - Image data
 - Classification prediction problems
 - Regression prediction problems
 - CNNs work well with data that has a spatial relationship
 - CNN input is traditionally two-dimensional field or matrix



Recurrent Neural Network (RNN) Long / Short Term Memory (LSTM)



Deep Convolutional Network (DCN)

Images: © Fjodor van Veen & Stefan Leijnen, https://www.asimovinstitute.org/neural-network-zoo

SIEMENS

Convolution or Pool

Machine Learning – Training vs Inferencing

Training

- Takes an untrained network designed by an algorithm engineer and computes weights to identify/classify something
- Very large datasets & memory, CPU/GPU/TPU farms, floating point required
- Done in an AI/ML Framework (Tensorflow, Caffe, etc.).

Inferencing

- Applies the trained network/weights to new input data to perform classification
- Often has real-time performance/power requirements that require custom H/W
- Can be reduced to fixed point (or even integer), dramatically reduce the power



Untrained

Deploying inferencing systems, where and how



SIEMENS

Review of Convolutional Neural Networks



Inside Convolutional Neural Network Models

CNNs have multiple layers that consume/produce feature maps

- Mostly "conv2d" convolution layers
 - Majority of computation done here
 - Majority of memory traffic
- Pooling layers
 - Reduce feature map size
- Fully connected layer
 - Classification
- Softmax Activation
 - Normalize class probabilities



2D Convolution (3x3 kernel)

- Single 2D input feature map
 - (Zero padding not shown)
- 2D 3x3 kernel
- Single 2D output feature map
 - Each output activation (pixel) is computed by multiplying the 9 kernel weights against a 3x3 window of input feature pixels



IFMFNS



HLS cannot turn any C++ algorithm into high-performance efficient hardware



SIEMENS

Windowing Architectures are Easy in HLS



NOTE:

- Code shown in purple would be C++ code "architected" to implement an efficient sliding window memory architecture
- Catapult also has well crafted C++ IP that can be used here (ac_window)



ML 4D Convolution

- Every output fmap is 3D convolution across the input fmaps
- Every feature map element is an activation (neuron)
 - (Bias and activation function not shown)
- Convolution can produce more or fewer output feature maps

Real CNNs have 100's or 1000's of fmaps



CNN Memory Architecture Challenges

Algorithm itself is not complex

- Lots of multiply-accumulates
- Costly in terms of power, performance, and area (PPA)

Memory architecture can be complex

- Lots of data movement
- On-chip and off-chip buffering often required



Memory Architectures Need to Leverage Data Reuse

Memory access is the bottleneck

- Swapping all weights and activations to DRAM is not efficient for performance or power
- Need local storage





CNN Convolution – Example of Complexity and Memory Requirements

- YOLO Tiny V2
 - Mostly 3x3 convolution on a 416x416 pixel input image
- Some CNN Layers have millions of weights
 - Not possible to store everything locally for all layers
- Every layer is different
 - Weight vs feature map storage

• How to minimize fmap and weight memory traffic



Weight area dominates

												Unroll factor	
			Kernel	Input	Feature	Output	Number of	Number of	Feature	Line Buffer	MAC/sec @30fps,	needed for	
		Layer #	Size	Channels	Map Size	Channels	Weights	Biases	Memory	Memory	300MHZ	30fps	
	Γ	1	3	3	416	16	432	16	519,168	3744	2,242,805,760	7	
_		2	3	16	208	32	4,608	32	692,224	9984	5,980,815,360	20	
Fmap area		3	3	32	104	64	18,432	64	346,112	9984	5,980,815,360	20	
dominates		4	3	64	52	128	73,728	128	173,056	9984	5,980,815,360	20	_
		5	3	128	26	256	294,912	256	86,528	9984	5,980,815,360	20	
		6	3	256	13	512	1,179,648	512	43,264	9984	5,980,815,360	20	
9M coefficients i	n 🗋	7	3	512	13	1024	4,718,592	1,024	86,528	19968	23,923,261,440	80	≻⊸
	΄ Γ	8	3	1024	13	1024	9,437,184	1,024	173,056	39936	47,846,522,880	159	
layer o		9	1	1024	13	125	128,000	400	173,056	13312	648,960,000	2.	
						Total	15,855,536	3,456					



Weight Stationary vs. Input Stationary Reuse

- Weight stationary
 - Minimize weight read energy consumption
 - Maximize convolutional and filter reuse of weights
- Input stationary
 - Minimize activation read energy consumption
 - Maximize convolutional and fmap reuse of activations
- C++ coding determines memory access pattern

1D Weight Stationary Convolution



1D Input Stationary Convolution



CNN architectures may require complex memory architecture





Pre-HLS and post-HLS Activities



Automatically verify the generated RTL against the C++

- Facilitates the RTL Sanity-check of the synthesized design
- The original C++ testbench can be reused (after a few changes) to verify the RTL
- Transactors convert function calls to pin-level signal activity
- Push button verification solution creates Makefiles and Simulation Scripts for RTL simulation



Catapult Automatically Analyzes and Optimizes Power

Power is critical for ML HW at the edge

Automatic power analysis for power exploration

- Rapidly explore architectures and measure power
- Compare power, performance, and area

Automatic clock gating and sequential clock gating optimizations

Can optimize forwards/backwards across deep cones of logic

Automatic Delay Line to Circular Buffer Transformation

- Delay lines are inserted by Catapult to maintain data synchronization in a design pipeline
- Can dramatically reduce power
- Under user control using design constraints







Production ASIC Design Activities

Pre-HLS activities

- C++ Design Checking
- C++ Code Coverage

Post-HLS activities

- Power Analysis and Optimization
- RTL Verification vs C++ design (simulation based)
- RTL Property and Equivalence checking
- RTL Code Coverage
- RTL Synthesis
- RTL Lint

This is how customers design ML networks hardened in ASICs



HLS4ML + Catapult HLS

Automating the HLS design generation

Page 21





What is HLS4ML?

- A Python ML environment (pyTorch, TensorFlow, Keras, qKeras, Onnx, etc) that:
 - Reads and optimizes ML networks (topology and quantization)
 - Generates a top-level C++ design leveraging a library of C++ ML functions (1d and 2d convolution, activation functions, batchnorm, maxpool, etc)
 - Provides coarse-grained "reuse_factor" for latency/resource control to explore hardware implementations
 - Provides fully parallel or streamed input/output
 - Originally designed for fast/small networks that fit on chip (weights on-chip) and has since been extended for reprogrammable weights etc.
 - HLS backend options generate scripts that drive the HLS tool
- Generated C++ code is dataflow pipeline of hardened layers



Catapult HLS4ML Flow – ML Model to Gates



Page 23 © Siemens 2023 | David Burnette | CSD | ICCAD FastML for Science Workshop – Design Tools Perspective | 2023-11-02

SIEMENS

Catapult Backend for HLS4ML – Phase 1

Generalized HLS4ML Layers (*bold-italic* indicated tested in Catapult flow)

NN Algorithms	Activation Functions	Pooling/Padding/Reshaping Functions
Conv1D, Conv2D	ELU	AveragePooling1D, AveragePooling2D
SeparableConv1D, SeparableConv2D	LeakyReLU	MaxPooling1D, MaxPooling2D
BatchNormalization	PReLU	UpSampling1D, UpSampling2D
Dense	ReLU	ZeroPadding1D, ZeroPadding2D
DepthwiseConv1D, DepthwiseConv2D	Softmax	Resize
PointwiseConv1D, PointwiseConv2D	TernaryTanh	Transpose
LSTM	ThresholdedReLU	Merge
SimpleRNN		Dot
TernaryDense		Concatenate
		Clone



HLS4ML + Catapult Workflow

model.py

```
# Describe network model
input shape = (28, 28, 1)
num classes = 10
model = keras.Sequential(
   keras.Input(shape=input shape),
   layers.Conv2D(32, kernel size=(3, 3),
activation="relu"),
   layers.MaxPooling2D(pool size=(2, 2)),
   layers.Conv2D(64, kernel size=(3, 3),
activation="relu"),
   layers.MaxPooling2D(pool size=(2, 2)),
   layers.Flatten(),
   layers.Dropout(0.5),
   layers.Dense(num classes, activation="softmax"),
# Create HLS4ML Configuration object
config['HLSConfig'] = hls4ml.utils.config from keras model(
model, granularity='model')
config['HLSConfig']['Model']['ReuseFactor'] = 36
config['HLSConfig']['Model']['Strategy'] = 'Resource'
config['Backend'] = 'Catapult'
config['IOType'] = 'io stream'
config['ASICLibs'] = 'saed32rvt tt0p78v125c beh'
config['ClockPeriod'] = 10
 Create HLS4ML model
hls model = hls4ml.converters.keras to hls(config)
# Build C++ model
hls model.compile()
```





HLS4ML + Catapult Workflow

mnist.cpp

#include "mnist.h"
#include "parameters.h"
#pragma hls_design top
void CCS_BLOCK(mnist) (ac_channel<input_t> &input_1,
...

build_prj.tcl

solution file add mnist.cpp solution library add saed32rvt_tt0p78v125c_beh go compile ... go extract



rtl.v

module mnist (
 clk, rst, input_1_rsc_dat, input_1_rsc_vld, input_1_rsc_rdy,
 layer10_out_rsc_dat,
 layer10_out_rsc_vld, layer10_out_rsc_rdy
);

Reports

Layer	Area	Latency	TotalPwr	DynPwr	LeakPwr
nnet::conv 2d cl <input t,config2="" t,laver2=""/>	52237	 29818	6484	37	6447
<pre>nnet::relu<layer2 config3="" t,layer3="" t,relu=""></layer2></pre>	11082	676	2254	2	2252
nnet::pooling2d cl <layer3 t,config4="" t,layer4=""></layer3>	130213	676	24700	21	24678
nnet::conv 2d cl <layer4 t,config5="" t,layer5=""></layer4>	1701141	5757	153470	551	152920
nnet::relu <layer5 config6="" t,layer6="" t,relu=""></layer5>	21825	121	4427	1	4426
nnet::pooling2d cl <layer6 t,config7="" t,layer7=""></layer6>	156995	121	28822	8	28814
nnet::dense <layer7_t,layer9_t,config9></layer7_t,layer9_t,config9>	1539391	57	139067	19	139049
<pre>nnet::softmax<layer9_t,result_t,softmax_config10></layer9_t,result_t,softmax_config10></pre>	44442	20	5228	2	5226

Page 26 © Siemens 2023 | David Burnette | CSD | ICCAD FastML for Science Workshop – Design Tools Perspective | 2023-11-02

SIEMENS

Example 2D Convolution – Design Space Exploration via Reuse Factor

- Configuration: Streaming Input, On-chip Weights, 32nm ASIC, 10ns Clock, Latency mode
- Sweep: Reuse_factor = 1, 2 and 4

Layer	Area	Latency	TotalPwr	DynPwr	LeakPwr	
<pre>nnet::zeropad2d cl<input t,config5="" t,layer5=""/></pre>	631	868	113	22	91	
nnet::conv 2d cl <layer5 t,config2="" t,layer2=""></layer5>	75855	842	5787	688	5099	
<pre>nnet::normalize<layer2_t,result_t,config4></layer2_t,result_t,config4></pre>	4924	196	434	34	400	Latency
						increases by
Layer	Area	Latency	TotalPwr	DynPwr	LeakPwr	factor of 2
<pre>nnet::zeropad2d cl<input t,config5="" t,layer5=""/></pre>	631	868	108		91	while area
nnet::conv 2d cl <layer5 t,config2="" t,layer2=""></layer5>	49916	1682	6942	704	6238	docrosos
<pre>nnet::normalize<layer2_t,result_t,config4></layer2_t,result_t,config4></pre>	4924	391	421	20	401	accordingly
Layer	Area	Latency	TotalPwr	DynPwr	LeakPwr	
<pre>nnet::zeropad2d cl<input t,config5="" t,layer5=""/></pre>	631	868	102		92	
nnet::conv_2d_cl <layer5_t,layer2_t,config2></layer5_t,layer2_t,config2>	40815	3363	5453	456	4997	
<pre>nnet::normalize<layer2_t,result_t,config4></layer2_t,result_t,config4></pre>	4942	781	416	13	403	

SIFMENS

Some Case Studies of Implementations done with HLS4ML

FPGA

FPGA-optimized ML model implementations for edge applications with latencies as low as 20 µs and energy consumption as low as 30 µJ per inference [1], [2]

ASIC

Low power, low latency reconfigurable data compression ML algorithm designed to withstand radiation environments of up to 200 Mrad [5]

In-pixel AI to evaluate PCA vs. Autoencoder for up to 70x data compression at source for X-ray Ptychography experiments with a 20% increase in pixel area

> SOC with Tiny ML Anomaly detector for cryogenic Quantum readout

GF 65nm "ECON-T"

GF 65nm "SPROCKET"

GF 22nm "CryoAl"

TSMC 28nm "CMS28 SmartPix"

Bablances A Corrector with inference latency of 5 µs [3]

Methods for compression of

convolutional models to fit FPGA

Reconstruct a high-resolution image according to its degraded low-resolution counterpart >30dB PSNR at 2-6 bit on Xilinx VU9P [4]

		No. of the second se		
	Canva ReLU	toma Ref.U	0+Car-34	+ daythar upon + the same +
Accel	Shallow Feature Extraction	[Deep Foster Litration]	(Transform)	

Bath search General Man a million Bath search Cores Description Bath search Cores at Cores at

Future Research in HLS4ML and Catapult

FIFO Sizing in large networks

- In some cases a network may have divergent and reconvergent paths (skip paths)
- Since this is a dataflow architecture the paths must be latency-balanced to avoid hardware deadlocks
- Catapult has the ability to estimate the FIFO sizes along the paths but work needs to be done to help validate optimal sizing either through simulation or through property checking

Lambda functions and Extension API

- Lambda (or Custom) layers allows ML engineer to specify simple expressions in Python to "enrich" an ML model and combine them with more traditional ML layers
- HLS4ML automatically translate ML layers in C++ for synthesis
- HLS4ML Extension API allows engineers to register custom C++ function

Conclusion

Inferencing on the edge often requires performance and efficiency beyond off-the-shelf accelerators

Edge processing may be required for privacy or security concerns

Use the most flexible method that meets the performance efficiency requirements

If possible, use CPUs or GPUs to retain programming flexibility For greater performance and efficiency, TPUs or configurable IP For the highest level of performance and efficiency create a custom accelerator

The fastest path to a verified custom hardware implementation for ASIC or FPGA is C++ and HLS

Quantize, optimize, and verify the CNN in C++, before reaching RTL

Tailor the architecture, parallelism, and caches to your exact inferencing challenge

Published by Siemens 2023

David Burnette Director of Engineering - Catapult DI SW ICS CSD CAT 2 8005 SW Boeckman Rd Wilsonville, Oregon USA

Phone +1 503 685 1621

E-mail david.burnette@siemens.com

